

## Ch 3 Terms

This is a summary of the most important terms from Chapter 3 The Digital Logic Level.

|                                   |                              |                            |
|-----------------------------------|------------------------------|----------------------------|
| <b>Section 3.1 Gates</b>          | transistor                   | gate                       |
| {and, or, inverter}               | {nand, nor}                  | xor                        |
| inversion bubbles                 | complete                     | dual                       |
| truth table                       | Boolean algebra              | schematic                  |
| positive logic                    | negative logic               | Boolean algebra identities |
|                                   |                              |                            |
| <b>Section 3.2 Basic circuits</b> | gate delay                   | clock                      |
| combinational circuit             | sequential circuit           | synchronous                |
| multiplexer                       | decoder                      | encoder                    |
| comparator                        | shifter                      | ALU                        |
| half adder                        | full adder                   | ripple carry adder         |
|                                   |                              |                            |
| <b>Section 3.3 Memory</b>         | memory                       | volatile/non-volatile      |
| SR latch                          | D latch                      | D flipflop                 |
| edge-triggered                    | level-triggered              | register                   |
| RAM                               | SRAM                         | DRAM                       |
| Fast Page Mode (FPM) DRAM         | Extended Data Output (EDO)   | Synchronous DRAM (SDRAM)   |
| Double Data Rate (DDR) SDRAM      | ROM                          | PROM                       |
| EPROM                             | EEPROM                       | flash memory               |
|                                   |                              |                            |
| <b>Section 3.4 CPUs and buses</b> | pinout                       | bus                        |
| bus protocol                      | master-slave                 | bus arbitration            |
| synchronous bus                   | asynchronous bus (handshake) | daisy chaining             |

| <b>Section 3.5 Example CPUs</b>          |                              |                                 |
|--|------------------------------|---------------------------------|
| Intel Core i7                            | TI OMAP4430 system-on-a-chip | Atmel ATmega168 microcontroller |
| thermal throttling                       | dynamic voltage scaling      |                                 |
|  |                              |                                 |
| <b>Section 3.6 Example buses</b>         |                              |                                 |
| Peripheral Component Interface (PCI) bus | PCI Express                  | Universal Serial Bus (USB)      |
| packet                                   | header                       | payload                         |
| protocol                                 | root hub                     |                                 |